





Anchorbay TLD Build


 NB5	PROJECT : Anchorbay Quanta Computer Inc.	Rev 1A
	Size Custom	Document Number Anchorbay
Date: Wednesday, May 15, 2019		Sheet 1 of 104



POWER BLOCK DIAGRAM







CFL-H Processor (DMI,PEG,FDI)

PEG_RCOMP
Trace length < 400 MILS
Trace width = 12 MILS
Trace spacing = 15 MILS

DMI RX

DMI TX

U5200D

For Taiten
Ridge to MUX

For
HDMI

DP & PEG Compensation

eDP_RCOMP
Trace length < 100 Mils
Trace Width 5 Mils Trace Spacing 25 Mils
eDP_COMP0 and eDP_COMP1 signals should be shorred
near balls and routed with typical impedance <25 mohms

For eDP

[5,9,14,19,28,29,30,31,79,084,093] +1.2V/SUS


+3V





PROJECT : Anchorbay
Quanta Computer Inc.

Size Custom	Document Number Anchorbay	Rev 1A
Date: Wednesday, May 15, 2019	Sheet 6	of 104

CFL-H Processor (DDR4)



M_B_DQ0 BT11



VCCGT


Edge cap
3x 47uF 0805
7x 22uF 0603

Backside cap
10x 10uF 0402
12x 1uF 0201

CFL-H Processor (POWER)

Follow CFL EDS page 126 to 45W(GT2): +VCCGT=55A

+VCC_GT [089,091]



Follow CFL H EDS page 128 to 45W(GT2): VCCSA=11.1A

Follow CFL H EDS page 127 45W: VDDQ=3.3A (LPDDR4)

+VCC_SA

Edge cap


2x 47uF 0805

2x 22uF 0805

Backside cap

7x 10uF 0402

1x 1uF 0201



Follow CFL H EDS P128 to


45W: VCCIO,

+VCCIO = 6.4A



+VCC_IO

Backside cap

3x 10uF 0402



*CPU_CFL-H_1440P



VCC_PLL_OC

Backside cap

2x 1uF 0201

VCC_ST

Backside cap

1x 1uF 0201

VccSTG

Backside cap


1x 1uF 0201

VCC_PLL

Backside cap



4x 22uF 0603

11x 10uF 0404




PROJECT : Anchorbay
Quanta Computer Inc.


Size	Document Number	Rev
B	Anchorbay	1A
Date: Wednesday, May 15, 2019	Sheet 9 of 104	




 +VCC_CORE [089,090]

CFL-H Processor (GND)







EC R47000 change to CS+0106F901




EC R47051 change to CS+0106F901




EC L47000 change to CS+0106F901



EC R47050 change to CS+0106F901




CARD READER R55023 change to CS+0106F901




HDD

L44000 change to CS+0106F901




SSD2

L43001 change to CS+0106F901





WLAN











L41001 change to CS+0106F901



LAN


PR22014 change to CS+0106F901





Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.



Configuration Signals:

CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	x1 = Normal Operation; No stall x0 = Stall	Note that some of the Intel reference designs board might connect CFG[0] to HOOK[2]. This route is not needed on a OxM board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train immediately following RESET# de-assertion x0 = PEG wait for BIOS fro assertion	

CARD READER

WWAN

TBT PCIE x4

USB3.0 (Right)

USB3.0 (Left-1)

USB3.0 (Left-2)

BRD_ID

VPRO/NON-VPRO ID (For BOM only, place on TOP side)

VPRO: Un-install R18131
Non-VPRO: Install R18131

PCIE/CNVi ID (For BOM only, place on TOP side)

PCIE: Un-install R18132
CNVi: Install R18132

USB2.0(Right) (USBP1_TypeA-1)

WWAN (USBP3)

USB2.0(Left-1) (USBP4_TypeA-2)

USB2.0(Left-2) (USBP5_TypeA-3)

Camera (USBP7)

FPR (USBP8)

Smart Card (USBP9)

TI PD PORT A (USBP11)

(USBP12)

TI PD PORT B (USBP13)

BT (USBP14)

SSD3 PCIE x4

SSD1

SSD2 HDD

USB 2.0 PORT	
PORT1	USB2 MB-Right1
PORT2	WWAN
PORT3	NC
PORT4	USB2 MB-Left1
PORT5	USB2 MB-Left2
PORT6	NC
PORT7	CAMERA
PORT8	FPR
PORT9	Smart Card
PORT10	NC
PORT11	USB TYPE C (Port A)
PORT12	NC
PORT13	USB TYPE C (Port B)
PORT14	BT




USB 3.0 PORT


PORT1	USB3 MB_TYPEA_1
PORT2	NC
PORT3	USB3 MB_TYPEA_2
PORT4	USB3 MB_TYPEA_3
PORT5-6	NC
PORT7	XQD
PORT8-10	NC




PROJECT : Anchorbay
Quanta Computer Inc.

Size C Document Number: Anchorbay
Date: Wednesday, May 15, 2018 Sheet 16 of 104








	Internal VRM mode	External VRM mode
R9590	STUFF	NI
R17902	NI	STUFF
R9591	STUFF	STUFF
C9225	STUFF 4.7u	STUFF 1u

- | VCCPRIM_1P8
- | Without CNVi = I_{CC} = 0mA
- | With CNVi = 582mA
- | Chipset will use this power rail to internal
- | LDO and output 1.24V for CNVi used.


When you use external Power to provide 1.24V to CNV1
Please connect here

This strap should sample HIGH.




TOP SWAP OVERRIDE STRAP

HIGH: TOP SWAP ENABLED (CRB)
LOW: TOP SWAP DISABLED (DEFAULT)



This signal has an internal pull-down.
0 = Disable IntelR DCI-OOB (Default)
1 = Enable IntelR DCI-OOB (XW3 only)




TLS CONFIDENTIALITY ENABLED

HIGH: T Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). (CRB)
LOW: Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)




0 = LPC
1 = eSPI




RESERVED

This strap should sample HIGH.
There should NOT be any on-board device driving it to opposite direction during strap sampling.




RESERVED

This strap should sample HIGH.
There should NOT be any on-board device driving it to opposite direction during strap sampling.




RESERVED

This strap should sample HIGH.
There should NOT be any on-board device driving it to opposite direction during strap sampling.




RESERVED

This strap should sample HIGH.
There should NOT be any on-board device driving it to opposite direction during strap sampling.




ESPI FLASH SHARING MODE

HIGH: SLAVE ATTACHED FLASH SHARING
LOW: 0: MASTER ATTACHED FLASH SHARING
This strap should sample LOW.
There should NOT be any on-board device driving it to opposite direction during strap sampling.




This strap should sample HIGH.




These signals has a weak internal pull-down.

0 = Port F is not detected.
1 = Port F is detected.




NO REBOOT IF SAMPLED HIGH

HIGH: TOP SWAP ENABLED (CRB)
LOW: Disable "No Reboot" mode. (Default)




Boot BISO Destination: HIGH=LPC,
LOW=SPI
GPP_B22 LOW




RESERVED

This strap should sample LOW.
There should NOT be any on-board device driving it to opposite direction during strap sampling.




PROJECT : Anchorbay
Quanta Computer Inc.


Size Custom	Document Number Anchorbay	Rev 1A
Date: Wednesday, May 15, 2019		Sheet 27 of 104



0619 change PN




2.48A




Place these Caps near So-Dimm

1uF/10uF 4pcs on each side of connector



Place these Caps near So-Dimm




CKE2/3
CH.A DIMM1
(JDIM1000)






CKE0/1
CH.A DIMM0
(JDIM1001)

CKE2/3
CH.B DIMM1
(JDIM1003)

CKE0/1
CH.B DIMM0
(JDIM1002)


CPU





Audio Codec

36



+1.8V [20,22,34,53,092,095]
+3V [5,12,13,18,19,20,21,22,27,28,29,30,31,34,35,41,42,43,44,47,50,51,52,53,54,55,59,66,67,74,75,76,77,78,79,082,089,092,095]
+5V [12,13,34,44,50,52,54,55,56,79,092,095]





PROJECT : Anchorbay
Quanta Computer Inc.

Size Custom	Document Number Anchorbay	Rev 1A
Date: Wednesday, May 15, 2019		Sheet 36 of 104


Head Phone/MIC combo jack

37






			PROJECT : Anchorbay			
Quanta Computer Inc.						
Size	Document Number	Rev				
Custom	Anchorbay	1A				
Date: Wednesday, May 15, 2019			Sheet	37	of	104






Transformer for 10/100/1000





RJ45



WIFI&BT
Mini Card
WLAN/BT(Optional)
Max Load 2.5A for WLAN

41





NGFF-SSD #1 TOP SIDE

SATA P/N is differ
from PCIe P/N!!
(Following SATA)

PEDET
1. SATA:
Pin 69 CONFIG_1 This pin is follow standard spec connect to ground.
2. PCIe:
Pin 69: N/C

NGFF-SSD #2 BOT SIDE



SATA P/N is differ
from PCIe P/N!!
(Following SATA)

PEDET
1. SATA:
Pin 69 CONFIG_1 This pin is follow standard spec connect to ground.
2. PCIe:
Pin 69: N/C


NGFF-SSD #3 BOT SIDE

SSD3 don't support SATA

SATA-HDD



44



Equalization level setting for Channel x(x=A/B), internally tied to VDD/2 (default:12.2dB)
[x_EQ2, x_EQ1] ==

L/L: for channel loss up to 7.4dB

L/H: for channel loss up to 14.4dB

H/L: for channel loss up to 11.2dB

H/H: for channel loss up to 5dB


De-emphasis level setting for Channel x(x=A/B), internally tied to VDD/2(Default=-3.5dB)
[x_DE] ==

L: 0 dB

H: -6dB

Reference design


"DNI"





FAE suggest A-SMT use default setting (DNI)

SATA ODD CONNECTOR

Bypass CAP close conn




High : ODD power on
Low : ODD power down





PROJECT : Anchorbay
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Anchorbay	1A
Date: Wednesday, May 15, 2019	Sheet 44 of 104	


EC797 +VHIF
ES Sample: +1.8VPCU
QS Sample: +1.8V_DEP_SUS









CLICK PAD
Address: 0x2C(7 bit)






copy from Bumblebee need check 5/10





Truth table		
Pin1	Pin2	Pin4
0	0	1
0	1	1
1	0	1
1	1	0





[48] TACH_FAN1_IN \leftarrow TACH_FAN1_IN 1.2K 5% 4 R54012 TACH_FAN1_IN_R


[48] TACH_FAN2_IN \leftarrow TACH_FAN2_IN 1.2K 5% 4 R54013 TACH_FAN2_IN_R



Thermal IC





$$RSET \text{ (K OHM)} = 0.0012 * T^2 - 0.9308 * T + 96.147$$




PCH SPI ROM(CLG)

BIOS SPI ROM 32M Byte





PCH 8*6mm SPI ROM Socket






PCH 8*6mm WSON 32M

SPI ROM 32M 8x6 IC & 8*6 Socket (U56000/U56001)co-lay

SPI ROM Socket
EC 6*5mm WSON 16M








PROJECT : Anchorbay
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Anchorbay	1A
Date: Wednesday, May 15, 2019	Sheet 63 of 104	




PEX_STD_SWH (KON 129)

R1: High Defup
L1: Low Defup




VRM_12V0V25V SWM 12V1
Used for Multi-OS

GPU0_4	GPU0_4	GPU0_4
GPU0_5	GPU0_5	GPU0_5
GPU0_6	GPU0_6	GPU0_6
GPU0_7	GPU0_7	GPU0_7
GPU0_8	GPU0_8	GPU0_8
GPU0_9	GPU0_9	GPU0_9
GPU0_10	GPU0_10	GPU0_10
GPU0_11	GPU0_11	GPU0_11
GPU0_12	GPU0_12	GPU0_12




Configuration Signals:


CFG0[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express (default 11, internal PU)
OEM0		0 = NV DGPU 1 = AMD DGPU
OEM3		VRM OOC setting (TBD)



eDP Mux PI3WVR12412ZHEX



eDP Repeater PS8330B





HDMI MUX PI3WVR13612

75

From MXM



From CPU



DDC/AUX_SEL : M -> 1/2 VDD


PI3WVR13612ZLEX			
GPU_SEL	DDC/AUX_SEL	Port	Function
0	0	A	dGPU-DP
1	0	B	iGPU-DP
0	M	A	iGPU-HDMI
1	M	B	iGPU-HDMI

HDMI Jitter Clean/De-Mux PS8469




DP MUX Port A

76





DP MUX Port B





Battery LED


77




Dual LED control circuit




POWER BTN





Reserved Q77007, if install please change R77026 to 100K




When ACDET pin is above 0.6 V and VCC is above UVLO, REGN LDO is present, ACOK comparator, input current buffer (IADP), discharge current buffer (IDCHG), independent comparator, and power monitor buffer (PMON) can be enabled with SMBus. When ACDET is above 2.4V, and VCC is above SRN but below ACOV, ACOK goes HIGH.









+2.5VSUS +/-5%
Continuous current: 2A
Peak current: 3A

MODE	VR Rail	Resistor to GND (1% Accuracy)		
M1	VCCIO	0		
M2	PRIMCORE	Float or > 230K		
M3	EDRAM/V1.0A/EOPIO	100K		
M4	Others	150K		
	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM _CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5





PROJECT : Anchorbay
Quanta Computer Inc.

Size Custom Document Number
085 -- +2.5VSUS (NB681A)

Rev
1A

Date: Wednesday, May 15, 2019 Sheet 085 of 104




MODE	VR Rail	Resistor to GND (1% Accuracy)		
M1	VCCIO	0		
M2	PRIMCORE	Float or > 230K		
M3	EDRAM/V1.0A/EOPIO	100K		
M4	Others	150K		
	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM _CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5



PROJECT : Anchorbay
Quanta Computer Inc.


Size Custom	Document Number 086 -- +1.8VPCU (NB681A)	Rev 1A
Date: Wednesday, May 15, 2019	Sheet	086 of 104

NB5




MODE	VR Rail	Resistor to GND (1% Accuracy)		
M1	VCCIO	0		
M2	PRIMCORE	Float or > 230K		
M3	EDRAM/V1.0A/EOPIO	100K		
M4	Others	150K		
	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM _CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5








CFL H8+2 45W
TDC: 86A
Iccmax: 140A
Loadline: -1.8 mV/A

CFL H6+2 45W
TDC: 80A
Iccmax: 128A
Loadline: mV/A









+VIN_BLIGHT

104

